[kernel] bug#109: kernel] bug#109: iptables causes trap 27


None


X-PA-RISC Linux-PR-Message: report 109
X-PA-RISC Linux-PR-Package: kernel
X-Loop: daniel_frazier@hp.com
Received: via spool by 109-bugs@bugs.parisc-linux.org id=B109.98766951321161
          (code B ref 109); Thu, 19 Apr 2001 08:48:01 GMT
Date: Thu, 19 Apr 2001 09:38:31 +0100
From: Richard Hirst <rhirst@linuxcare.com>
To: Grant Grundler <grundler@puffin.external.hp.com>,
	109@bugs.parisc-linux.org
Message-ID: <20010419093831.A11226@linuxcare.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
X-Mailer: Mutt 1.0us
In-Reply-To: <no.id>; from kernel-admin@lists.parisc-linux.org on Thu, Apr 19, 2001 at 04:42:06AM +0000

On Thu, Apr 19, 2001 at 04:42:06AM +0000, kernel-admin@lists.parisc-linux.org wrote:
> X-PA-RISC Linux-PR-Message: report 109
> X-PA-RISC Linux-PR-Package: kernel
> X-Loop: daniel_frazier@hp.com
> Received: via spool by 109-bugs@bugs.parisc-linux.org id=B109.98765449418885
>           (code B ref 109); Thu, 19 Apr 2001 04:33:01 GMT
> Message-Id: <200104190421.WAA21523@puffin.external.hp.com>
> To: Richard Hirst <rhirst@linuxcare.com>
> Cc: 109@bugs.parisc-linux.org
> In-Reply-To: Your message of "Wed, 18 Apr 2001 22:41:44 BST."
>              <20010418224144.Y11226@linuxcare.com> 
> Date: Wed, 18 Apr 2001 22:21:37 -0600
> From: Grant Grundler <grundler@puffin.external.hp.com>
> 
> Richard Hirst wrote:
> > > GR24 00000000000000ff
> > > GR25 000000000008f001
> > > GR26 000119800000e9d4
> > > SR1  0000000000000180 	(SR0 is the same)
> > > 
> > > Looks like we tried to copyout the counters info but went past the
> > > end of the page/space allocated by iptables. Not sure about this > > conclusion though...
> > 
> > I'd guess gr26 was screwed.  Surely the top half should be zero?
> 
> I thought so too. But then thought I have no clue how we copy from
> kernel to user space and have sr1 == sr0. Hopefully jsm or willy
> can comment on this ASAP.

But specifying space 0 means the space ID selection is implicit, using
the top two bits of the base register to select one of sr4->sr7 -
that's my understanding anyway, but I'm still learning (and reading
the top of page 3-7 in PA-RISC 2.0).

Richard